GV

GeezerVison

The World Wide Web, restored to 800 pixels of glory.

Home|About|Gaming cabinet|Archives|How it works|Starter sites

On this site

  • Main page
  • Contents
  • Current events
  • Random article
  • About Wikipedia
  • Contact us
  • Help
  • Learn to edit
  • Community portal
  • Recent changes
  • Upload file
  • Special pages
  • Search
  • Donate

This view

  • Original page
  • New address

GeezerVison is showing en.wikipedia.org — Single-cycle processor - Wikipedia

A single cycle processor is a processor that carries out one instruction in a single clock cycle.[1]

See also

  • Complex instruction set computer, a processor executing one instruction in multiple clock cycles
  • DLX, a very similar architecture designed by John L. Hennessy (creator of MIPS) for teaching purposes
  • MIPS architecture, MIPS-32 architecture
  • MIPS-X, developed as a follow-on project to the MIPS architecture
  • Reduced instruction set computer, a processor executing one instruction in minimal clock cycles

References

  1. ↑ Harris (2016). Digital Design and Computer Architecture ARM Edition. Elsevier. sec. 7.3. ISBN 978-0-12-800056-4.

External links

Wikibooks logo
The Wikibook Microprocessor Design has a page on the topic of: Single Cycle Processors


Stub icon

This computer-engineering-related article is a stub. You can help Wikipedia by adding missing information.

  • v
  • t
  • e
Retrieved from "https://en.wikipedia.org/w/index.php?title=Single-cycle_processor&oldid=1263686262"
Categories:
  • Microprocessors
  • Computer engineering stubs
Hidden category:
  • All stub articles
You are visitor 01402503 — GeezerVison does not store the pages you look up.
Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required.