GV

GeezerVison

The World Wide Web, restored to 800 pixels of glory.

Home|About|Gaming cabinet|Archives|How it works|Starter sites

On this site

  • Sign in
  • SpinalHDL
  • ActionsCI/CD and automation
  • CodespacesCloud development environments
  • All Features
  • Documentation
  • Training
  • Certifications
  • Build with Copilot
  • Customize Copilot
  • Integrations
  • Trending repos
  • GitHub Sponsors
  • Developer articles

This view

  • Original page
  • New address

GeezerVison is showing github.com — SpinalHDL

Pinned Loading

  1. SpinalHDL SpinalHDL Public

    Scala based HDL

    Scala 2.1k 395

  2. VexRiscv VexRiscv Public

    A FPGA friendly 32 bit RISC-V CPU implementation

    Assembly 3.3k 522

  3. SpinalTemplateSbt SpinalTemplateSbt Public template

    A basic SpinalHDL project

    Scala 101 72

  4. SpinalWorkshop SpinalWorkshop Public

    Labs to learn SpinalHDL

    Scala 160 44

  5. SpinalDoc-RTD SpinalDoc-RTD Public

    The sources of the online SpinalHDL doc

    Python 33 69

  6. Spinal-bootcamp Spinal-bootcamp Public

    Forked from jijingg/Spinal-bootcamp

    SpinalHDL-tutorial based on Jupyter Notebook

    Jupyter Notebook 49 8

Repositories

Loading
Type
Language
Sort
Showing 10 of 42 repositories
  • VexiiRiscv Public

    Like VexRiscv, but, Harder, Better, Faster, Stronger

    SpinalHDL/VexiiRiscv's past year of commit activity
    Scala 271 MIT 74 36 5 Updated Oct 31, 2026
  • SpinalDoc-RTD Public

    The sources of the online SpinalHDL doc

    SpinalHDL/SpinalDoc-RTD's past year of commit activity
    Python 33 CC0-1.0 69 21 (3 issues need help) 8 Updated Oct 30, 2026
  • SpinalHDL Public

    Scala based HDL

    SpinalHDL/SpinalHDL's past year of commit activity
    Scala 2,062 395 132 (6 issues need help) 78 Updated Oct 30, 2026
  • riscv-isa-sim Public Forked from riscv-software-src/riscv-isa-sim

    Spike, a RISC-V ISA Simulator

    SpinalHDL/riscv-isa-sim's past year of commit activity
    C 2 1,156 0 0 Updated Oct 29, 2026
  • NaxSoftware Public
    SpinalHDL/NaxSoftware's past year of commit activity
    C 13 10 1 2 Updated Oct 16, 2026
  • VexRiscv Public

    A FPGA friendly 32 bit RISC-V CPU implementation

    SpinalHDL/VexRiscv's past year of commit activity
    Assembly 3,309 MIT 522 147 7 Updated Oct 13, 2026
  • rvls Public

    RISCV lock-step checker based on Spike

    SpinalHDL/rvls's past year of commit activity
    C++ 16 10 5 2 Updated Sep 20, 2026
  • VexiiRiscv-RTD Public
    SpinalHDL/VexiiRiscv-RTD's past year of commit activity
    Python 5 CC0-1.0 6 0 5 Updated Aug 20, 2026
  • docker Public
    SpinalHDL/docker's past year of commit activity
    Dockerfile 3 7 1 1 Updated Mar 1, 2026
  • NaxRiscv Public
    SpinalHDL/NaxRiscv's past year of commit activity
    Scala 329 MIT 52 62 0 Updated Jan 23, 2026
View all repositories

People

@Dolu1990 @Snoopy87

Top languages

C Scala Python Verilog Assembly

Most used topics

spinalhdl fpga rtl verilog vhdl
You are visitor 01402503 — GeezerVison does not store the pages you look up.
Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required.