GV

GeezerVison

The World Wide Web, restored to 800 pixels of glory.

Home|About|Gaming cabinet|Archives|How it works|Starter sites

On this site

  • Sign in
  • ActionsCI/CD and automation
  • CodespacesCloud development environments
  • All Features
  • Documentation
  • Training
  • Certifications
  • Build with Copilot
  • Customize Copilot
  • Integrations
  • Trending repos
  • GitHub Sponsors
  • Developer articles
  • Enterprises

This view

  • Original page
  • New address

GeezerVison is showing github.com — WangXuan95 - Overview

@WangXuan95 WangXuan95 Follow
More
  • Overview
  • Repositories
  • Projects
  • Packages
  • Stars
@WangXuan95
WangXuan95
Follow
View WangXuan95's full-sized avatar

Dr.W.X WangXuan95

Follow
PhD graduated from USTC // FPGA // Verilog // Data Compression // LLM newbie // Hope to bring better open source projects. Welcome to report bugs.
2.6k followers · 117 following
  • Univ. of Sci. & Tech. of China (USTC)
  • China
  • https://orcid.org/0000-0003-3065-4606
  • https://gitee.com/wangxuan95
  • https://www.zhihu.com/people/wang-xuan-12-89/posts

Achievements

Achievement: Starstruckx3Achievement: QuickdrawAchievement: Arctic Code Vault ContributorAchievement: Pull Shark

Achievements

Achievement: Starstruckx3Achievement: QuickdrawAchievement: Arctic Code Vault ContributorAchievement: Pull Shark
More
  • Overview
  • Repositories
  • Projects
  • Packages
  • Stars
WangXuan95/README.md

My github stats

Top Langs

⚡ 我的技术栈 | My Tech Stack

  • systemverilog verilog bluespec c python csharp

  • iverilog quartus vivado arduino lceda

Pinned Loading

  1. FPGA-USB-Device FPGA-USB-Device Public

    An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

    Verilog 934 154

  2. FPGA-FOC FPGA-FOC Public

    An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

    Verilog 999 277

  3. FPGA-Gzip-compressor FPGA-Gzip-compressor Public

    An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压缩器。输入原始数据,输出标准的GZIP格式,即常见的 .gz / .tar.gz 文件的格式。

    Verilog 162 37

  4. FPGA-JPEG-LS-encoder FPGA-JPEG-LS-encoder Public

    An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。

    Verilog 346 68

  5. BSV_Tutorial_cn BSV_Tutorial_cn Public

    一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。

    Bluespec 612 57

  6. NBLI NBLI Public

    NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster encoding, and 1.2x faster decoding compared to PNG. It can also …

    C++ 102 17

Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.

Uh oh!

There was an error while loading. Please reload this page.

You are visitor 01402503 — GeezerVison does not store the pages you look up.
Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required.