GV

GeezerVison

The World Wide Web, restored to 800 pixels of glory.

Home|About|Gaming cabinet|Archives|How it works|Starter sites

On this site

  • Sign in
  • ActionsCI/CD and automation
  • CodespacesCloud development environments
  • All Features
  • Documentation
  • Training
  • Certifications
  • Build with Copilot
  • Customize Copilot
  • Integrations
  • Trending repos
  • GitHub Sponsors
  • Developer articles
  • Enterprises

This view

  • Original page
  • New address

GeezerVison is showing github.com — mcleber - Overview

@mcleber mcleber Follow
More
  • Overview
  • Repositories
  • Projects
  • Packages
  • Stars
@mcleber
mcleber
Follow
View mcleber's full-sized avatar
🎯
Focusing

Cleber Moretti mcleber

🎯
Focusing
Follow
Enthusiast in FPGA, Computer Vision and Machine Learning
21 followers · 12 following
  • Brazil
  • in/clebermoretti
  • https://www.hackster.io/mcleber
  • https://www.artstation.com/mcleber
  • mcleber81

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: Pull Shark
More
  • Overview
  • Repositories
  • Projects
  • Packages
  • Stars

Pinned Loading

  1. ALU_in_Verilog_C_Python ALU_in_Verilog_C_Python Public

    Practical study guide for Verilog, C and Python using an ALU as the central project, with digital hardware concepts, reference models, and automated verification.

    Verilog

  2. Bug_fixes_and_Configuration_Files Bug_fixes_and_Configuration_Files Public

    This repository compiles notes, fixes, and configuration files that address common issues and bugs encountered during the installation and use of various software tools on both Linux and Windows pl…

    HTML

  3. BitPixel BitPixel Public

    Image-to-Audio and Audio-to-Image Data Encoding

    Python

  4. Canon_Shutter_Count Canon_Shutter_Count Public

    A desktop app that reads your Canon camera's shutter count from a photo's EXIF data or directly over USB.

    Python

  5. Verilog_Testbench_Essentials Verilog_Testbench_Essentials Public

    A testbench is a special Verilog module used only for simulation.

    Verilog

  6. MLOps_Cardiotocography MLOps_Cardiotocography Public

    Practical exercise developed in the course "Culture and Practices of DataOps and MLOps".

    Python

Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.

Uh oh!

There was an error while loading. Please reload this page.

You are visitor 01402503 — GeezerVison does not store the pages you look up.
Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required.