GeezerVisonThe World Wide Web, restored to 800 pixels of glory. | ||||||||||||||||||||||||||||||||||||||||||||||||
| Home|About|Gaming cabinet|Archives|How it works|Starter sites | ||||||||||||||||||||||||||||||||||||||||||||||||
GeezerVison is showing github.com — GitHub - scriptographers/CS254-Assignment-3: Assignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay Folders and files
Repository files navigationCS 254: Assignment 3
Team Members:
1. Devansh Jain (190100044)
2. Harshit Varma (190100055)
File Descriptions:
In all questions, we used ROBDDs to design the given circuit using 2x1 MUXes.
Q1:
TwoByOneMux.vhd : 2x1 MUX using structural modelling
FourByTwoEncode.vhd : 4x2 Encoder made using only 2x1 MUXes
waveform.jpg : Screenshot of the simulation results
Q2:
TwoByOneMux.vhd : 2x1 MUX using structural modelling
TwoByFourDecode.vhd : 2x4 Decoder made using only 2x1 MUXes
waveform.jpg : Screenshot of the simulation results
Q3:
TwoByOneMux.vhd : 2x1 MUX using structural modelling
OnebitHalfAdd.vhd : One bit half adder made using only 2x1 MUXes
waveform.jpg : Screenshot of the simulation results
Q4:
TwoByOneMux.vhd : 2x1 MUX using structural modelling
OnebitFullAdd.vhd : One bit full adder made using only 2x1 MUXes
waveform.jpg : Screenshot of the simulation results
AboutAssignment 3, Digital Logic Design Lab, Spring 2021, IIT Bombay TopicsResourcesContributorsLanguages | ||||||||||||||||||||||||||||||||||||||||||||||||
| You are visitor 01402503 — GeezerVison does not store the pages you look up. Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required. | ||||||||||||||||||||||||||||||||||||||||||||||||