GeezerVisonThe World Wide Web, restored to 800 pixels of glory. | ||||||||||||||||||||||||||||||||||||||
| Home|About|Gaming cabinet|Archives|How it works|Starter sites | ||||||||||||||||||||||||||||||||||||||
GeezerVison is showing github.com — GitHub - scriptographers/CS254-Assignment-4: Assignment 4, Digital Logic Design Lab, Spring 2021, IIT Bombay Folders and files
Repository files navigationCS 254: Assignment 4
Team Members:
1. Devansh Jain (190100044)
2. Harshit Varma (190100055)
File Descriptions:
Q1:
TwoByOneMux.vhd : 2X1 MUX using structural modelling
OnebitFullAdd.vhd : Sub-component to compute One bit Full Adder made from the ROBDD using only 2x1 muxes
FourbitFullAdd.vhd : 4-bit Full adder made using the above component
waveform.zip : The simulation results
Q2:
report.pdf : Contains the Truth table and the Karnaugh map working for minimized expression (for all 3 variables)
TwoByOneMux.vhd : 2x1 MUX using structural modelling
CompL.vhd : Sub-component to compute 'l' made from the ROBDD using only 2x1 muxes
CompG.vhd : Sub-component to compute 'g' made from the ROBDD using only 2x1 muxes
CompE.vhd : Sub-component to compute 'e' made from the ROBDD using only 2x1 muxes
FourbitComp.vhd : 2-bit comparator made using the above components
waveform.jpg : The simulation results
AboutAssignment 4, Digital Logic Design Lab, Spring 2021, IIT Bombay TopicsResourcesContributorsLanguages | ||||||||||||||||||||||||||||||||||||||
| You are visitor 01402503 — GeezerVison does not store the pages you look up. Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required. | ||||||||||||||||||||||||||||||||||||||