Popular repositories Loading

1. ICRTL-Benchmark ICRTL-Benchmark Public

   ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.

   SystemVerilog 35 3

2. LCD_FPGA LCD_FPGA Public

   It's a github for LCD on FPGA (DE2115), the code clearly seperate the combinational logic and sequential logic. Easy to understand.

   SystemVerilog 2 1

3. keyword_spotting keyword_spotting Public

   private

   Verilog 2

4. DClab_2024 DClab_2024 Public

   SystemVerilog 1

5. ACVSD_final ACVSD_final Public

   SystemVerilog 1

6. ACA_final ACA_final Public

   Python 1