GV

GeezerVison

The World Wide Web, restored to 800 pixels of glory.

Home|About|Gaming cabinet|Archives|How it works|Starter sites

On this site

  • Sign in
  • ActionsCI/CD and automation
  • CodespacesCloud development environments
  • All Features
  • Documentation
  • Training
  • Certifications
  • Build with Copilot
  • Customize Copilot
  • Integrations
  • Trending repos
  • GitHub Sponsors
  • Developer articles
  • Enterprises

This view

  • Original page
  • New address

GeezerVison is showing github.com — Build software better, together

#

adder

Star

Here are 169 public repositories matching this topic...

Language: All
Filter by language
All 169 Verilog 33 Python 27 VHDL 21 C 11 SystemVerilog 8 JavaScript 7 C++ 6 Java 5 Makefile 3 PHP 3
Sort: Most stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

AbirHasan2005 / TelegramScraper

Star 722

Scrape Telegram group members (hidden members also) and add them to yours.

bot scraper telegram scrapers termux telegram-group telegram-bots scrapper adder saver smsbot telegram-scraper-bot telegram-scraper telegram-scrapper hidden-members scrape-hidden-members from-telegram
  • Updated Oct 18, 2026
Telegram-Members-Adder

saifalisew1508 / Telegram-Members-Adder

Sponsor
Star 717

Telegram Members Adding Software/Script Using Termux.

python scraper telegram python-script telegram-channel termux adder telethon telegram-member-adder termux-tool termux-hacking telegram-group-scraper members-adder telegram-group-member-adder telegram-group-member-scraper members-adding-script adder-telegram scraper-tools tele-members members-script
  • Updated Sep 26, 2026
  • Python

DenizShabani / telegramscraper

Star 411

Scraper and adder for Telegram supporting multiple accounts at the same time. Adds via Telegram API and only by username. For adding via ID and not needing Telgram API contact me.

python scraper osint programming telegram script adder
  • Updated Mar 8, 2023
  • Python
TG-All-In-One-Tool

CallToSta / TG-All-In-One-Tool

Star 164

Scraper, Adder, Forwarder, Copy, Report And More! Easy to use and no coding-knowledge required. A tool to scrape members, add members and many other functions.

telegram adder telegrambot telegramgroups mass-dm members-adding-script telegramscraper scraper-tools members-script telegramadder tele-scraper-bot tele-marketing scraper-telegram shilling-bot telegarm-scrape hidden-members members-adding-scri telegram-scraper2025 telegram-username-checker memberss-scri
  • Updated Oct 11, 2025
  • Python

zslwyuan / Basic-SIMD-Processor-Verilog-Tutorial

Star 161

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the fun…

cpu processor simd verilog alu adder instruction-set-architecture cadence-virtuoso multiplier verilog-project processor-design
  • Updated Jul 17, 2022
  • Verilog

nxbyte / Verilog-Projects

Star 124

This repository contains source code for past labs and projects involving FPGA and Verilog based designs

simulator encoder decoder priority verilog xilinx testbenches multiplexer comparator adder system-verilog xilinx-vivado half-adder traffic-light-controller full-adder ripple-adder look-ahead-adder
  • Updated Oct 2, 2019
  • Verilog

antonblanchard / vlsiffra

Star 123

Create fast and efficient standard cell based adders, multipliers and multiply-adders.

verilog booth vlsi adder multiplier physical-design dadda amaranth-hdl
  • Updated Sep 20, 2023
  • Python

Psingh12354 / HackerRank-Certification

Star 102

HackerRank Certification Question

python java sql gaming string code test solution shape class anagram python3 laptop reverse problem-solving average adder hackerrank-solutions python-shape hackerrank-certification
  • Updated Jul 18, 2025
  • Python

suoglu / Fixed-Floating-Point-Adder-Multiplier

Star 84

16-bit Adder Multiplier hardware on Digilent Basys 3

fpga hardware verilog vivado fixed-point floating-point adder multiplier binary16
  • Updated Aug 3, 2023
  • Verilog

mongrelgem / Verilog-Adders

Star 78

Implementing Different Adder Structures in Verilog

verilog hardware-designs adder verilog-hdl verilog-project
  • Updated Sep 3, 2019
  • Verilog

evilbream / TG_adder_with_proxy

Star 43

Telegram Group Parser/Scraper and user Adder via id or username with proxy support

scraper proxy session adder telegram-scraper telegram-adder telegram-adding-tool
  • Updated Sep 16, 2024
  • Python

Essenceia / BFloat16

Star 40

RTL implementation of a performance/area optimized bfloat16 adder and multiplication.

asic verilog floating-point adder multiplier bfloat16 bf16
  • Updated Mar 28, 2026
  • Verilog

IamFlea / AdderCircuitGenerator

Star 39

This script generates and analyzes prefix tree adders.

delay prefix-tree adder digital-circuit fanout digitalcircuit koggestone sklansky ladnerfischer brentkung hancarlson knowles han-carlson brent-kung kogge-stone-adder sklansky-adder adders-generator ladner-fischer paralel-adder prefix-graph
  • Updated Apr 9, 2021
  • Python

sumukhathrey / Verilog_ASIC_Design

Star 35

Verilog for ASIC Design

counter hardware rtl verilog adder testbench gates sequence-detector hardware-modelling
  • Updated Sep 13, 2021
  • Verilog

RaulMurillo / Flo-Posit

Star 31

Posit Arithmetic Cores generated with FloPoCo

vhdl adder posit unum multiplier posit-arithmetic flopoco
  • Updated May 8, 2026
  • VHDL

Damantha126 / TelegramScraper

Star 19

Using this tool you can easily add so many members from any group to your group. Less than 2 minutes. Super easy. Time saver. But this tool is only for educational purpose. You could be banned from Telegram. So be careful. Recommanded to use this tool only on Termux.

scraper telegram and adder
  • Updated Jul 11, 2021
  • Python

2268977258 / 32-bit-FP-Adder-and-Divider

Star 16

32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色,特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准(32 位)的浮点数加法器与除法器的完整设计。该设计的目标是通过Verilog分别实现能够处理两输入浮点数的加法和除法运算模块。

linux verilog vcs floating-point adder divider
  • Updated Aug 14, 2025
  • Verilog

KiranThomasCherian / VLSI-and-Computer-Architecture

Star 14

Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim

pipeline verilog xilinx floating-point computer-architecture vlsi hardware-modules adder wallace-tree-multiplier iverilog floating-point-arithmetic pipelined carry-propogate-adders kogge-stone-adder sklansky-adder magic-tool gate-layout cmos-path-enumerator
  • Updated May 8, 2021
  • Verilog

mattvenn / instrumented_adder

Star 13

Instrumenting adders to measure speed

asic hardware simulation adder ngspice sky130
  • Updated Jun 8, 2022
  • Verilog

BlackFoxTM / Tadder

Star 11

Adds members of another group to another group

python telegram telegram-group adder
  • Updated Sep 9, 2022
  • Python

Add this topic to your repo

To associate your repository with the adder topic, visit your repo's landing page and select "manage topics."

Learn more

You are visitor 01402503 — GeezerVison does not store the pages you look up.
Best viewed with Netscape Navigator 4.7 or Internet Explorer 6 at 800×600. No cookies required.